Abstraction-Based Performance Analysis of NoCs
نویسندگان
چکیده
ion-Based Performance Analysis of NoCs Daniel E. Holcomb UC Berkeley [email protected] Bryan A. Brady UC Berkeley [email protected] Sanjit A. Seshia UC Berkeley [email protected] ABSTRACT We present an approach to formally analyze quality-of-service (QoS) properties of network-on-chip (NoC) designs. To tackle industrialscale designs, we adopt an abstraction-based approach, where only the nodes of interest in the network are precisely modeled and the rest of the network is abstracted away as sources and sinks of traffic. We give an automatic technique to infer a traffic model, comprising formal models of sources and sinks, from simulation traces derived from software benchmarks. Experimental results demonstrate that the inferred models generalize well and that our abstraction-based approach can accurately verify industrial-scale NoC designs.
منابع مشابه
Modeling and Analysis of SLDL-captured NoC Abstractions
With increasing number of IP cores, parallel communication architectures including NoCs have emerged for many-core systems. To efficiently architect NoCs, early analysis of crucial run-time metrics such as throughput, latency and saturation time is required. This requires abstract modeling of NoCs. Modeling abstraction, and consequently the modeling granularity impacts the accuracy and speed of...
متن کاملUne méthodologie de conception de modèles analytiques de surface et de puissance de réseaux sur puce haute- ment paramétriques basée sur une méthode d’apprentissage automatique
In the last decade, Networks-on-chip (NoCs) have emerged as an efficient and flexible interconnect solution to handle the increasing number of processing elements included in Systems-on-chip (SoCs). NoCs are able to handle high-bandwidth and scalability needs under tight performance constraints. However, they are usually characterized by a large number of architectural and implementation parame...
متن کاملOptimal Path Diagnosis by Genetic Algorithm for NoCs
Nowadays Network-on-Chips is used instead of System-on-Chips for better performance. This paper presents a new algorithm to find a shorter path, and shows that genetic algorithm is a potential technique for solving routing problem for mesh topology in on-chip-network.
متن کاملPerformance Analysis and Design Space Exploration of On-Chip Interconnection Networks
The advance of semiconductor technology, which has led to more than one billion transistors on a single chip, has enabled designers to integrate dozens of IP (intellectual property) blocks together with large amounts of embedded memory. These advances, along with the fact that traditional communication architectures do not scale well have led to significant changes in the architecture and desig...
متن کاملHybrid Electric/Photonic Networks for Scientific Applications on Tiled CMPs
As multiprocessors scale to unprecedented numbers of cores in order to sustain performance growth, it is vital that the gains in speed not come with increasingly high energy consumption. Recent advances in 3D Integration (3DI) CMOS technology have made possible hybrid photonic networks-on-chip (NoC), which have the potential to result in high performance while consuming much less power than an ...
متن کامل